


Go Forth with TTL !



The Gigatron TTL Color Computer

Forth for a Very Unusual Processor

Ken Boak

SV Fig. Forth Day 2019 .

In September of 1975, MOS Technology launched the 6502 at the Wescon75 Computer Conference in San Francisco.

MOS 6502
the second of a low cost high performance microprocessor family

MCS 6501 - MCS 6502
a great microprocessor family "the software compatibles"

mc6801 - pin compatible to the MC6800
mc6502 - eliminates on-board clock circuitry

PRICE!

- LOWEST COST STARTER SET
- LOWEST COST SOFTWARE
- LOWEST COST DOCUMENTATION
- LOWEST COST I/O (MC6800 Compatible)

PERFORMANCE!

- MOST USEFUL ADDRESSING CAPABILITY: TWO POWERFUL INDIRECTS
- TWO REAL INDEX REGISTERS
- HIGHEST PERFORMANCE (R-H SYSTEMS BENCHMARKS)
- SECOND SOURCE APPROPRIATE
- READY (RDY) FOR SLOW MEMORY OR DMA

EASE OF USE!

- EASIEST DOCUMENTATION TO USE
- SIMPLE EASY TO FOLLOW INSTRUCTIONS (SIMILAR TO PDP-11)
- EASIEST TO USE DESIGN-IN SYSTEM

Eliminates \$10-\$50 Clock Drivers
*You still need a resistor and capacitor OR a crystal.

Last Month We Introduced MCS 6501 for \$20
This Month We Added The MCS 6502 For \$25

Note: If you get clocks for less than \$5, buy the mc6501 and give your purchasing agent a bonus.

try either product at **WESCON75** booth 1010

MOS TECHNOLOGY, INC.
WALTON ROAD, GARDEN CITY, N.Y. 11530

HEADQUARTERS - MOS Technology, Inc. 890 Rinehart Rd., Mountain View, CA 94035 (415) 961-9900
EASTERN REGION - M. Wilson (Westwood) MOS Technology, Inc. 472 Jerome Turnpike, Suite 212, Jericho, N.Y. 11753 (516) 922-6400
WESTERN REGION - MOS Technology, Inc. 2172 DuPont Dr., Suite 227, Palo Alto, Newmarket Blvd., Suite 1000 (415) 833-1800

Reader Service Number 928


Chuck Peddle and his team had created a very lean, stripped down, small die cpu.

Costing just \$25, the 6502 was a fraction of the cost of its nearest competitor. At that time the Intel 8080 was \$360 and the Motorola 6800 was \$175 .

The 6502 was clearly a disruptive usurper.


25 year old, HP Engineer, Steve Wozniak, realised that this new microprocessor would be a game-changer and went on to incorporate it into the small computer he was developing.

That machine went on to become the Apple I.




In 1975 7400 TTL was the “Bread and Butter” of logic design:

- 7400 series TTL integrated circuits were developed in the early 1960's.
- Initially quite expensive so mainly used in Military and Aerospace applications.
- By the early 1970's TTL had become a versatile family of standardised, low cost, easy to use logic. Typically about \$1 per device.
- 7400 series logic was widely used in the design of minicomputers, including the PDP-11, the Data General Nova 1200 and later models of PDP-8.
- TTL was a viable, faster and cheaper processing solution than the emerging 8-bit microprocessors such as MOS 6502, Intel 8080 and the Motorola 6800.



Essential Reading



16-bit TTL CPU board from Data General Nova 1200


The Gigatron TTL Computer – What is it?

- Started as a Hackaday.io project in Spring 2017 by Marcel van Kervinck of The Hague, Netherlands.
- Inspired by Apple I, Marcel wanted to show just what could be achieved without a microprocessor.
- His personal challenge was to construct an 8-bit computer with integrated color video generation and sound based on simple, readily available, 74xx00 series TTL devices, plus ROM and RAM.
- Gigatron uses a simple ALU design made from multiplexers and adders.
- Avoids using the rare and obsolete 74181.
- Highly integrated cpu and video generation hardware.
- ¼ VGA resolution: 160 x120 pixels, 64 colors
- Harvard design using 16-bit x 64K ROM
- Fewer than 40 ICs.



Marcel van Kervinck


Early Beginnings




The Gigatron began life on a big breadboard.

- The original was prototyped in about 1 month on a set of breadboards.
- 36 TTL chips handwired to form CPU with ROM and video RAM
- Designed from the outset to produce ¼ VGA color video and sound.
- Produced as an open source, educational, self build kit, now over 750 sold
- Inspired by the Apple I, but smaller, cheaper, more colorful and faster.....

The breadboard prototype shows the main functional blocks:



Then converted to a 2 layer pcb:




The Hardware Architecture

- Built as a Harvard machine with separate ROM and RAM spaces - tailored to generate $\frac{1}{4}$ VGA video from RAM
- Clocked at 6.25MHz to meet VGA timing requirements
- Executes 1 instruction per clock cycle with simple pipeline

Consists of the following functional blocks:

- ALU Arithmetic Logic Unit
- AC Accumulator
- PC Program Counter
- IR Instruction Register
- MAU Memory Address Unit
- CU Control Unit
- Registers X, Y, In, Out, Data




2017-10-07 Marcel van Kervinck

“A processor is like a nest of tangled pythons – all trying to eat each others’ tails. You have to carefully learn where to start unravelling it all from”

- The Gigatron uses only 36 simple TTL devices to implement its Harvard architecture - in fewer than 1000 gates!
- Dual 4:1 Multiplexers 74xx153
- 4 bit full adders 74xx283
- 4-bit counters 74xx161
- Octal Latches 74xx377
- Various basic gates including OR, AND, Inverters
- Serial to parallel shift register for keyboard entry 74HC595
- Plus 32K x 8 SRAM and 64K x 16 bit EPROM
- With the exception of the EPROM and RAM – all of these parts were available in standard 7400 series TTL back in 1975
- Average price per 7400 series IC was about \$1 each in 1975.
- RAM was still very expensive in 1975. 4K bytes implemented as 32 x Intel 2102 SRAMs would cost at least \$96. (Byte Magazine October 1975).



The Gigatron PCB – with main functional blocks highlighted



The Instruction Set

- 8-bit wide instruction word providing 8 opcodes, 8 addressing modes and 4 data sources for operands.
- $8 \times 8 \times 4 = 256$ instruction combinations
- The Accumulator AC always provides one operand for the ALU
- Memory load/store LD, ST
- Arithmetic ADD, SUB
- Logical AND, OR, XOR
- Unconditional jumps JMP, BRA
- Conditional jumps BGT, BGE, BLT, BLE, BEQ, BNE
- Others NOP, CTRL

Instruction Decoding



0	LOAD	[D],AC	D
1	AND	[X],AC	RAM
2	OR	[Y,D],AC	AC
3	XOR	[Y,X],AC	IN
4	ADD	[D],X	
5	SUB	[D],Y	
6	STORE	[D],OUT	
7	JUMP	[Y,X++],OUT	

Control Unit


2017-05-21 Marcel van Kervinck

Notes:


1. AC and OUT must be '377 to support consecutive updates
2. Y can be a '273 because consecutive loads can ignore all but the last value. For AC and OUT this is different.
3. X is made out of '161 or '163 chips

Mapping 8 instruction bits to 19 control signals with 6 chips

- | | |
|----------------------------|----------|
| 1. ALU decoder | 74138/55 |
| 2. Addressing decoder | 74138 |
| 3. Conditional jumps | 74153 |
| 4. Bus decoder & far jumps | 74139 |
| 5. Inverters | 74240 |
| 6. OR gates | 7432 |



The Instruction Decoder uses a “Diode ROM” driven from a 74HC138 decoder to feed the correct instruction pattern to the ALU.



A	B	$A \wedge B$	$A \vee B$	$A \neq B$	B	$\sim B$
0	0	0	0	0	0	1
1	0	0	1	1	0	1
0	1	0	1	1	1	0
1	1	1	1	0	1	0

ALU - Arithmetic Logic Unit


- The ALU forms the functional core of the Gigatron processor.
-
- Provides 8-bit ADD, SUB arithmetic operations, plus AND, OR and XOR bitwise logical operations
-
- It's an extendible bitslice design. Constructed from 10 ICs:
- 8 x 74HC153 multiplexers and 2 x 74HC283 4-bit adders.
- Provides a readily available alternative to the now obsolete and rare 74181 4-bit ALU
- ALU is equivalent to approximately 200 logic gates.
- Based on an original design by TTL CPU builder Dieter Muller.

The ALU is based on the 74xx153 dual 4:1 Multiplexer

As a 4:1 multiplexer:

Normally you would use the A and B inputs to select which one of the inputs I0 to I3 that you wish to appear at the output Q.


However there is a neat trick, and an altogether more ingenious way of using the basic multiplexer that lends itself perfectly to constructing an ALU:




The 4:1 multiplexer can be used to generate any logic function Q of its two inputs A and B just by wiring various logic levels, 0 or 1 to the inputs I0 to I3.

Applying a different 4-bit pattern to I0:I3 you can create AND, OR, XOR, invert or any other of 16 common logic functions of A and B. It's a programmable function generator!


The Logic Unit for the ALU is built from 8 such multiplexers, one for each bit:



Applying a 4-bit opcode to the I0:I3 inputs allows any one of 16 common logic functions, including AND, OR, XOR, zero, invert, pass-through etc to be applied bitwise to the 8-bit operands A[7:0] and B[7:0].



The Arithmetic section is made from two 4-bit adders and two of the 74x153 logic units.



As the 74x153 are dual 4:1 multiplexers you conveniently get both logic units from the same 8 ICs!

The two 74x283 4-bit adders provides 8-bit addition and subtraction.

An optional 7x157 mux may be used if Right Shift operation is required. On the Gigatron, right shifts are performed using a look up table in ROM

RAM, X and Y Registers and Video Generation Hardware

- From the outset, the Gigatron was designed to output a 64 color image to a VGA display using highly integrated hardware.
- The resolution is 160 by 120 pixels - effectively $\frac{1}{4}$ VGA
- The X and Y registers address a 32K RAM – and effectively hold the horizontal and vertical location of the pixel.
- The X register is an 8-bit counter which can auto-increment to select the next pixel in the line of video.
- The video RAM holds the RGB video (2 bits of each) and the remaining 2 bits are for the horizontal and vertical sync signals.
- The VGA video signal is created using a simple resistor network DAC.
-
- The audio signal uses a 4-bit resistor ladder network with waveform tables stored in ROM

The audio and video generation is also kept very simple:



Simplest 4-channels Audio Card Ever!



Simplest 64-color VGA Card Ever!

vCPU – A 16-bit virtual machine

- - Gigatron achieves flexibility and easier programming by implementing a 16-bit von Neumann virtual machine on top of the 8-bit Harvard architecture. vCPU uses 37 instructions expressed as bytecodes.
 -
 - The vCPU interpreter is written in native 8-bit machine language, executing code from the ROM. The instruction bytecodes are merely offsets from a base address into the ROM. The 16-bit vCPU executes its code from RAM.
 - vCPU executes 16-bit operations which are precisely timed to fit in with the video blanking. Instructions are 2.25uS to 4.5uS duration.
 - Programming Model: vCPU implements the following registers
 -
- | | |
|-----|-------------------------|
| vAC | ACcumulator (16-bits) |
| vPC | Program Counter |
| vLR | Link Register (16-bits) |
| vSP | Stack Pointer (8-bits) |

vCPU Instruction Set

Mnem.	Encoding	#C	Description
-----	-----	---	-----
ST	\$5E DD	16	Store byte in zero page ($[D]=vAC\&256$)
STW	\$2B DD	20	Store word in zero page ($[D], [D+1]=vAC\&255, vAC\>>8$)
STLW	\$EC DD	26	Store word in stack frame ($[vSP+D], [vSP+D+1]=vAC\&255, vAC\>>8$)
LD	\$1A DD	18	Load byte from zero page ($vAC=[D]$)
LDI	\$59 DD	16	Load immediate small positive constant ($vAC=D$)
LDWI	\$11 LL HH	20	Load immediate word constant ($vAC=\$HHLL$)
LDW	\$21 DD	20	Word load from zero page ($vAC=[D]+256*[D+1]$)
LDLW	\$EE DD	26	Load word from stack frame ($vAC=[vSP+D]+256*[vSP+D+1]$)
ADDW	\$99 DD	28	Word addition with zero page ($vAC+= [D]+256*[D+1]$)
SUBW	\$B8 DD	28	Word subtraction with zero page ($vAC-= [D]+256*[D+1]$)
ADDI	\$E3 DD	28	Add small positive constant ($vAC+=D$)
SUBI	\$E6 DD	28	Subtract small positive constant ($vAC-=D$)
LSLW	\$E9	28	Shift left ('ADDW vAC' will not work!) ($vAC\ll=1$)
INC	\$93 DD	16	Increment zero page byte ($[D]++$)
ANDI	\$82 DD	16	Logical-AND with small constant ($vAC\&=D$)
ANDW	\$F8 DD	28	Word logical-AND with zero page ($vAC\&= [D]+256*[D+1]$)
ORI	\$88 DD	14	Logical-OR with small constant ($vAC =D$)
ORW	\$FA DD	28	Word logical-OR with zero page ($vAC = [D]+256*[D+1]$)
XORI	\$8C DD	14	Logical-XOR with small constant ($vAC^=D$)
XORW	\$FC DD	26	Word logical-XOR with zero page ($vAC^= [D]+256*[D+1]$)
PEEK	\$AD	26	Read byte from memory ($vAC=[vAC]$)
DEEK	\$F6	28	Read word from memory ($vAC=[vAC]+256*[vAC+1]$)
POKE	\$F0 DD	28	Write byte in memory ($[[D+1], [D]]=vAC\&255$)
DOKE	\$F3 DD	28	Write word in memory ($[[D+1], [D]], [[D+1], [D+1]]=vAC\&255, vAC\>>8$)
LUP	\$7F DD	26	ROM lookup, needs trampoline in target page ($vAC=ROM[vAC+D]$)

Forth Thoughts?

- vCPU is a flexible, 16-bit virtual cpu which can be used to host the Forth primitives.
- Stack structures are implemented in RAM using ALLOC to modify the stack pointer, LDLW and STLW to load and store the top of stack.
- vSP is then the data stack pointer. We can use ALLOC, LDLW, STLW on it.
- Zero page variables: IP, RSP, W, Next, DoColon
- IP = Instruction Pointer
- RSP = Return Stack Pointer
- W = Work Register
-
- NEXT vCPU function to dispatch the next threaded instruction

CODE: SELECT ALL					
0202	99	30	ADDW	\$30	vAC = IP + vAC
0204	2b	30	STW	\$30	IP = vAC
0206	f6		DEEK		Read word
0207	cf	18	CALL	vAC	Jump

Further primitives may then be added:

PLUS

CODE: SELECT ALL

0519	ee 00	LDLW	0	Load top of stack
051b	2b 38	STW	\$38	Park in W
051d	df 02	ALLOC	2	vSP += 2
051f	ee 00	LDLW	0	Load top of stack
0521	99 38	ADDW	\$38	Add W
0523	ec 00	STLW	0	Store top of stack
0525	59 02	LDI	2	
0527	cf 32	CALL	\$32	Next

DUP

CODE: SELECT ALL


053a	ee 00	LDLW	0	Load top of stack
053c	df fe	ALLOC	\$fe	vSP -= 2
053e	ec 00	STLW	0	Store top of stack
0540	59 02	LDI	2	
0542	cf 32	CALL	\$32	Next

DoCOLON vCPU function to enter threaded code

CODE: SELECT ALL

020d	21 34	LDW	\$34	RSP -= 2
020f	e6 02	SUBI	2	
0211	2b 34	STW	\$34	
0213	21 30	LDW	\$30	Save old IP
0215	f3 34	DOKE	\$34	
0217	21 1a	LDW	vLR	vCPU return address
0219	2b 30	STW	\$30	becomes new IP
021b	f6	DEEK		Fetch first instruction
021c	cf 18	CALL	vAC	Direct threading

A start has been made on a Forth implementation running on the vCPU:




This is however very much a work in progress and we are looking for fellow enthusiasts to help with the implementation.

The Gigatron Ecosystem


- Gigatron is a constantly evolving project with an active community and many new developments since the original machine.
-
- For code development, there is an online emulator, an assembler and other tools written in Python.
-
- Gigatron comes with a TinyBASIC in ROM and a hex monitor program inspired by WozMon – originally written for the Apple 1 by Steve Wozniak
-
- “Pluggy McPlugface” – an adaptor that allows a PS/2 keyboard to be used
-
- A C compiler based on lcc – write standard code using modern tools.
-
- v6502 allows the Gigatron to emulate the 6502 – with video - at about 0.125MHz - but gives access to a wealth of software such as Microchess, figForth and MS floating point BASIC.
-
- A RAM and port expansion board that allows use of SPI hardware such as SD cards, port expanders and FRAM non-volatile memory.
-
- By using 74F series logic, Gigatron can be overclocked to 12.5MHz – twice the standard clock frequency.

V6502 emulates a 6502 and allows existing 6502 applications to be run:



```
### COMMODORE BASIC ###  
  
3583 BYTES FREE  
  
READY.  
PRINT 1/7  
  
.142857143  
  
READY.  
█
```

TinyBASIC



WozMon – in 254 words of vCPU!



An emulator with screen memory, CPU & vCPU:

The image shows the Gigatron Mac emulator interface. The main window displays a menu for the "Gigatron 32K" emulator, which is a TTL microcomputer ROM v4. The menu lists several programs: Snake, Racer, Mandelbrot, Pictures, Credits, Loader, Tetronis, Bricks, TicTacToe, BASIC, and WozMon. Instructions at the bottom of the menu screen read: "Use [Arrows] to select", "Press [A] to start program", and "Hold [Start] for reset".

On the left side, there is a "RAM Gadget" window showing a memory dump of the ROM. The dump starts with "TTL Microcomputer ROM v4" and lists various program names and their addresses. Below the RAM Gadget is a "Palette" window with a dropdown menu set to "Gigatron ROM...".

On the right side, there are two panels: "Gigatron CPU" and "Gigatron vCPU". The CPU panel shows a list of registers and their values, including PC, IR, D, AC, X, Y, OUT, XDOUT, undef, and IN. The vCPU panel shows a list of registers and their values, including vPC, vAC, vLR, vSP, and sysFn. Both panels also show a "Break at:" section with several addresses and a "disabled" option.

At the bottom of the main window, there is a "Gigatron" control panel with a "Select" button, a "Start" button, a "32kB" memory size indicator, and a "Volume" slider. Below this are buttons for "Reset", "Load GT1 file", "Write State", and "Restore State". A "Debugger" section at the bottom shows the current cycle count (88879807), a "Break" button, "CPU step (F5)", "vCPU step (F6)", "Continue (F7)", a "0.5 s" timer, and an "Add RAM watch" button.

A red, stylized watermark "Emulation Rulez!" is overlaid on the bottom left of the image.

An assembler for native 8-bit code:

```
 97      005a 1401  ld  $01,y      ;Enter video loop at vertical blank
 98      005b e003  jmp  y,$03
 99      005c c22e  st  [$2e]
100  sys_ResetWaveforms:
101      005d 0118  ld  [$18]      ;X=4i
102      005e 8200  adda ac
103      005f 9200  adda ac,x
104      0060 0118  ld  [$18]
105      0061 de00  st  [y,x++]    ;Sawtooth: T[4i+0] = i
106      0062 2020  anda $20      ;Triangle: T[4i+1] = 2i if i<32 else 127-2i
107      0063 ec66  bne $0066
108      0064 0118  ld  [$18]
109      0065 fc68  bra $0068
110      0066 8118  adda [$18]
111      0067 607f  xora $7f
112      0068 de00  st  [y,x++]
113      0069 0118  ld  [$18]      ;Pulse: T[4i+2] = 0 if i<32 else 63
114      006a 2020  anda $20
115      006b ec6e  bne $006e
116      006c fc6f  bra $006f
117      006d 0000  ld  $00
118      006e 003f  ld  $3f
119      006f de00  st  [y,x++]
120      0070 0118  ld  [$18]      ;Sawtooth: T[4i+3] = i
121      0071 ce00  st  [y,x]
```

NORMAL masterE dev.asm SYS_Exec_88 < asm utf-8[unix]
0% ≡ 118/59076 h : 15 ...