

Silicon Valley FIG December 18, 2010

Chen-Hanson Ting

Contents

- 1 eP32 Microprocessor
- 2 Design of eP32
- 3 eP32 Instructions
- 4 Implement eP32 on Brevia Kit
- 5 eP32 Chip Design in VHDL
- 6 Metacompilation of eP32




Implement eP32 on Brevia Kit

- Synthesis eP32
- Simulate eP32
- Layout eP32
- Download eP32
- Reveal eP32

Synthesis eP32

- Synplicity synthesis Tools
 - ep32_chip.vhd
 - ep32.vhd
 - ram_memory.vhd
 - uart.vhd
 - gpio.vhd





Synthesis eP32

- Only ram_memory.vhd must be reconstructed to use RAM_Q modules in LatticeXP2-5E FPGA chip.
- Ep32q.mem is produced by eForth metacompiler to initialize RAM_Q modules in XP2.




- Active-HDL simulation tools supplied by Aldec
- Need a test bench module to test eP32 chip.
- Activate ep32q_tb.vhd for functional simulation





Layout eP32


- Invoke Design Planner to connect following signals
 - External reset
 - External master clock
 - Interrupts
 - GPIO to LED and switches
 - UART transmit
 - UART receiver





Download eP32

- JTAP cable connected to printer port
- UART cable connected to COM port
- Invoke ispVM system to download ep32_xp2.jed file
- eP32 eForth signs on Hyperterminal










Reveal eP32

- Invoke Reveal Inserter to insert debugging logic and tracing memory
- Invoke Synplicity to synthesize modified chip design
- Download tp XP2 chip with ispVM
- Invoke Reveal Logic Analyzer to trace selected internal signals









Reveal eP32

- Very powerful debugging tool
- All signals in internal modules can be selected for tracing
- Waveform display is like a superexpansive logic analyzer
- It solved my reset problem in eP32.

eP32_xp2 Preliminary Release

- All VHDL design files
- All eForth metacompiler files
- weForth system files
- This book in ep32_xp2.pdf



Questions?



Thank You.